

## Analysis and Design of Networks-on-Chip Under High Process Variation [

Ezz-Eldin, Rabab

Springer

Engineering Microprocessors Electronics Microelectronics Electronic circuits Engineering Circuits and Systems Processor Architectures

Electronics and Microelectronics, Instrumentation

Monografía

This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. Demonstrates the impact of process variation on Networks-on-Chip of different topologies; Includes an overview of the synchronous clocking scheme, clock distribution network, main building blocks in asynchronous NoC design, handshake protocols, data encoding, asynchronous protocol converters and routing algorithms; Describes a novel adaptive routing algorithm for asynchronous NoC designs, which selects the appr opriate output path based on process variation and congestion

https://rebiunoda.pro.baratznet.cloud: 28443/Opac Discovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMTc0NjM4MjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjM4WjIC0comP0ei5yZW4vMTc0NjW4wMTc0N

Título: Analysis and Design of Networks-on-Chip Under High Process Variation Recurso electrónico] by Rabab

Ezz-Eldin, Magdy Ali El-Moursy, Hesham F. A. Hamed

Edición: 1st ed. 2015

Editorial: New York [etc.] Springer

Descripción física: XXI, 141 p. 84 il., 34 il. in color

**Contenido:** Introduction -- Network On Chip Aspects -- Interconnection -- Process Variation -- Synchronous And Asynchronous NoC Design Under High Process Variation -- Novel Routing Algorithm -- Simulation Results -- Conclusions

D.4. II. .. 1.1 .......

Detalles del sistema: Modo de acceso: World Wide Web

Fuente de adquisición directa: Springer (e-Books)

ISBN: 9783319257662 9783319257648

Autores: El-Moursy, Magdy Ali Hamed, Hesham F. A.

## **Baratz Innovación Documental**

• Gran Vía, 59 28013 Madrid

• (+34) 91 456 03 60

• informa@baratz.es