

Análisis de desempeño de capas de CNN para arquitecturas heterogéneas basadas en FPGAs usando HLS [

2021

text (article)

Analítica

Context: Convolutional neural networks (CNNs) are currently used in a wide range of artificial intelligence applications. In many cases, these applications require the execution of the networks in real time on embedded devices. Hence the interest in these applications achieving excellent performance with low power consumption. CNNs perform operations between the input data and the network weights, with the particularity that there is no dependence between most of the operations. Thus, the inherent parallelism of Field Programmable Gate Arrays (FPGAs) can be used to perform multiple operations in parallel, maintaining the good performance per watt that characterizes these devices. This paper focuses on evaluating the convolution algorithm for a convolutional layer of neural networks by exploring parallelization directives using VIVADO HLS, and it aims to evaluate the performance of the algorithm using optimization directives. Method: The methodology consists of an exploration of the design space of a convolutional neural network layer implementation using VIVADO HLS. Performance verification of the FPGA was performed by comparing the output data with the same convolution algorithm implemented in MATLAB. A layer of the commercial version Xilinx DNNK was used as a reference for performance measurements of the different implementations obtained during the exploration of the design space. In this work, multiple variations of optimization directives are used, such as pipeline, array partition and unroll. Results: This paper presents the results of a reference implementation (without optimization directives) of the convolution algorithm concerning algorithm latency and the hardware resources used by the FPGA. The results are compared with the implementations of the algorithm, including different combinations of two optimization directives (pipeline and partition array). Conclusions: This work explores the design space of a convolution algorithm for a convolutional neural n

Context: Convolutional neural networks (CNNs) are currently used in a wide range of artificial intelligence applications. In many cases, these applications require the execution of the networks in real time on embedded devices. Hence the interest in these applications achieving excellent performance with low power consumption. CNNs perform operations between the input data and the network weights, with the particularity that there is no dependence between most of the operations. Thus, the inherent parallelism of Field Programmable Gate Arrays (FPGAs) can be used to perform multiple operations in parallel, maintaining the good performance per watt that characterizes these devices. This paper focuses on evaluating the convolution algorithm for a convolutional layer of neural networks by exploring parallelization directives using VIVADO HLS, and it aims to evaluate the performance of the algorithm using optimization directives. Method: The methodology consists of an

exploration of the design space of a convolutional neural network layer implementation using VIVADO HLS. Performance verification of the FPGA was performed by comparing the output data with the same convolution algorithm implemented in MATLAB. A layer of the commercial version Xilinx DNNK was used as a reference for performance measurements of the different implementations obtained during the exploration of the design space. In this work, multiple variations of optimization directives are used, such as pipeline, array partition and unroll. Results: This paper presents the results of a reference implementation (without optimization directives) of the convolution algorithm concerning algorithm latency and the hardware resources used by the FPGA. The results are compared with the implementations of the algorithm, including different combinations of two optimization directives (pipeline and partition array). Conclusions: This work explores the design space of a convolution algorithm for a convolutional neural n

https://rebiunoda.pro.baratznet.cloud: 38443/OpacDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vZM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4NTUwNDcDiscovery/public/catalog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vAlog/detail/b2W4vMzM4vMatAlog/detail/b2W4vMzM4vAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/b2W4vMatAlog/detail/

**Título:** Análisis de desempeño de capas de CNN para arquitecturas heterogéneas basadas en FPGAs usando HLS electronic resource]

## Editorial: 2021

**Tipo Audiovisual:** Convolution convolutional neural network FPGA high-level synthesis optimization directives Convolución directivas de optimización FPGA red neuronal convolucional síntesis de alto nivel

**Documento fuente:** Ingeniería, ISSN 0121-750X, Vol. 26, Nº. 1, 2021 (Ejemplar dedicado a: January-April), pags. 62-76

## Nota general: application/pdf

Restricciones de acceso: Open access content. Open access content star

**Condiciones de uso y reproducción:** LICENCIA DE USO: Los documentos a texto completo incluidos en Dialnet son de acceso libre y propiedad de sus autores y/o editores. Por tanto, cualquier acto de reproducción, distribución, comunicación pública y/o transformación total o parcial requiere el consentimiento expreso y escrito de aquéllos. Cualquier enlace al texto completo de estos documentos deberá hacerse a través de la URL oficial de éstos en Dialnet. Más información: https://dialnet.unirioja.es/info/derechosOAI | INTELLECTUAL PROPERTY RIGHTS STATEMENT: Full text documents hosted by Dialnet are protected by copyright and/or related rights. This digital object is accessible without charge, but its use is subject to the licensing conditions set by its authors or editors. Unless expressly stated otherwise in the licensing conditions, you are free to linking, browsing, printing and making a copy for your own personal purposes. All other acts of reproduction and communication to the public are subject to the licensing conditions expressed by editors and authors and require consent from them. Any link to this document should be made using its official URL in Dialnet. More info: https://dialnet.unirioja.es/info/derechosOAI

## Lengua: Spanish

**Enlace a fuente de información:** Ingeniería, ISSN 0121-750X, Vol. 26, Nº. 1, 2021 (Ejemplar dedicado a: January-April), pags. 62-76

## **Baratz Innovación Documental**

- Gran Vía, 59 28013 Madrid
- (+34) 91 456 03 60
- informa@baratz.es